Book Chapter Details
Mandatory Fields
Brendan Mullane,Vincent O'Brien
2012 December
VLSI-SoC: Advanced Research for Systems on Chip
A 100dB SFDR 0.5V pk-pk band-pass DAC implemented on a Low Voltage CMOS Process
Springer
Berlin, Germany
Published
1
Optional Fields
Direct Digital Synthesis Digital to Analog Converter Band-Pass DAC Static Mismatch Noise-shaping Dynamic Element Matching
Direct Digital Synthesis (DDS) systems generate fine frequency resolution signals over a broad spectrum that are used in a wide variety of applications such as multi-mode RF, communications, measurements and test. A high performance DDS band-pass Digital to Analog Converter (DAC) architecture and implementation is presented that delivers high spectral purity over a narrow-band response. The low power D/A Converter is portable to standard CMOS processes and designed to achieve over 100dB narrow-band SFDR performance using Sigma-Delta (∑ Δ) modulation and multi-bit current steering techniques. A 3rd order digital ∑ Δ modulator is combined with a 4th order digital Dynamic Element Matching (DEM) block to shape the noise while calibrating for process mismatch variations. A low silicon area output stage is used to deliver a high performance specification.
978-3-642-32770-4
144
157
10.1007/978-3-642-32770-4
Grant Details